Abstract --The main drawback of line-interactive and passive standby uninterruptible power supplies (UPS) is the transfer time when changing from normal mode of operation to battery mode of operation. During this time, the critical loads protected by the UPS are under the influence of the grid disturbance which forced the mode change. On the other hand, equipment protected by a double conversion UPS is never affected by any disturbance in the mains. Nevertheless, the efficiency of this topology is lower and its size and cost are considerably higher. Hence, the elimination of the transfer process between modes in line-interactive and passive standby UPSs would make them more competitive than double conversion topology in many situations. In this paper, a method for eliminating the transfer time is proposed. It is based on a half-bridge inverter with a hysteretic controller whose output voltage is only applied to the load during the transfer time. Considering the random nature of grid failures and the short duration of the transfer time, the design and selection of the components is nothing but typical. This also leads to a non-standard hysteretic controller that needs to be fully analyzed. Experimental results are provided for a 750-W line-interactive UPS with a transfer time of 4 ms.
I. INTRODUCTION
IEC 62040-3 [1] normative analyses the performance of any uninterruptible power supply (UPS), detailing all the information that should be gathered and all the tests that should be done in order to obtain a complete classification sheet [2] . These sheets can be used for comparing several UPSs and determining which is the most suitable for a certain application [3] [4] [5] [6] . In the third section of this classification sheet, the dynamic of the output voltage under several conditions is analyzed and compared with one of the three possible behaviors considered in the normative (see Fig. 1 for behaviors type 1 and 2). These behaviors establish the output voltage tolerance as a function of time (measured from the starting point of the transient). During the change of operation mode, the double conversion UPS [7] [8] [9] can always be allocated in type-1 behavior (Fig. 1a) , whereas lineinteractive and passive standby UPSs [10] [11] [12] [13] , due to their 'off-line' topology, can only reach type 2 (Fig. 1b) or 3 (which is more permissive than the previous one), but never type 1. As a consequence, even when their efficiency is higher and their cost and size are considerably lower, they are usually pushed into background because grid failures reach the critical loads during the short duration of the transfer In this paper, a solution to this problem is presented, improving the results obtained by line-interactive and passive standby UPSs in IEC 62040-3 analysis (i.e. allowing them to reach type-1 behavior). As a consequence, their field of application would be widened and their competitiveness would be increased.
It should be taken into account that the size, cost and weight of this solution need to be considerably reduced, so that a UPS equipped with the proposed system maintains its competitive advantages of low size, cost and weight. Besides, its efficiency should not be affected either. Hence, the proposed system and its principle of operation need to be simplified to the maximum (explained in section 2 and section 3 of this paper). Also, the short duration of the transfer time (a few milliseconds) and its sporadic nature make the components design and selection nothing but typical, so they need to be deeply explained (section 4). The experimental results for a 750-W system are shown in section 5.
II. PRINCIPLE OF OPERATION
In this section, a simplified explanation of the principle of operation of the proposed system is given. A more detailed explanation, including all the equations that define its output voltage, can be found in section 3.
The basic scheme of the proposed system is presented in Fig. 2 . As can be seen, it is based on a half-bridge inverter with a hysteretic controller. During normal mode or battery mode of operation of the UPS, the switches S pos and S neg are open and S iso is closed, so that the critical load can be fed by the mains or the UPS. During the transfer time, S iso is opened by the control circuit of the proposed system and its halfbridge inverter supplies a sinusoidal voltage to the critical loads by means of its hysteric controller. The necessary energy during this time is extracted from its input capacitors (C pos and C neg )
The first point that should be highlighted is that the load voltage needs to be sensed in order to control the half-bridge inverter of the proposed system during the transfer time. Nevertheless, load voltage is also sensed for detecting the beginning of this transfer time (that is, the beginning of a grid failure). The reason why it is possible to detect a grid failure by sensing the load voltage is that during normal mode of operation and during transfer process critical loads are directly connected to the grid in a passive standby or lineinteractive UPS (i.e.: S UPS , shown in Fig. 2, is closed) . Besides, this detection should be achieved by means of a fast and simple method (in order not to increase the cost of the proposed system). With that purpose, the sensed load voltage is constantly compared with two sinusoidal voltage references synchronized with it ( Fig. 3 ) and set to 110% and 90% of the nominal value. With these values, if the UPS output voltage is inside the limits established by type-1 behavior for the steady state (±10%, see Fig. 1a ), it will also be inside the sinusoidal voltage references. If a grid failure takes place, the sensed load voltage will exceed one of the sinusoidal voltage limits. In this way, the beginning of the transfer time (grid failure) is quickly detected and, consequently, S iso is opened (see opening of S iso in Fig. 3 ). This allows the inverter to supply the critical loads without supplying the grid failure, which can be a short-circuit failure, or the non-critical loads connected to the grid at that point. All this detection can be easily done with a couple of standard analog comparators.
As it has been mentioned, once the switch S iso is open, the half-bridge initiates its activity by means of a hysteretic controller. The voltage reference employed by this controller is the sinusoidal upper limit employed for detecting the beginning of the transfer time (i.e. the grid failure). The reason will be explained in the following sections. Also, it should be taken into account that the grid failure detection and the inverter control can be achieved by means of the same circuit. In this way, the proposed system scheme is simplified and its size and cost can be reduced.
Finally, when the transfer time has expired, the output voltage of the UPS is restored by its own inverter. Hence, it is possible to stop the activity of the half-bridge and to close S iso again.
As can be seen, the control and principle of operation have been considerably simplified in order to reduce the cost and size of the system. Nevertheless, this simplification and the small size of the output capacitor of the half bridge (explained in the next section) lead to a considerable ripple in the output voltage. This ripple needs to be analyzed in order to assure that the voltage supplied by the proposed system complies with the limits of type-1 behavior.
III. OUTPUT CAPACITOR AND RIPPLE CALCULATION Electrolytic capacitors cannot be used for implementing the output filter of the half-bridge inverter. This, added to the strong restrictions in cost and size, leads to a limited capacity at the inverter output. This has two important consequences. One of them is related to the output-voltage ripple due to the hysteretic control and it will be explained later.
The other consequence is that when a grid failure takes place, and until S iso is opened by the system (hundred of nanoseconds), all the energy demanded by the grid failure, the critical and the non-critical loads is extracted from the filter capacitor (Fig. 2) . As a consequence, this capacitor needs to be designed for maintaining the load voltage inside the limits of type-1 behavior until S iso opens. It should be considered that it is not possible to use a capacitor for maintaining the load voltage during the whole transfer time, as this would mean an excessively high capacity for a nonelectrolytic capacitor. Also, the resulting voltage would not be sinusoidal, exceeding the limits of type-1 behavior.
Analyzing the amount of energy extracted from the output capacitor until S iso is opened it is possible to obtain the following equation:
where C f is the necessary value of the filter capacitor, Tol begin_iso is the tolerance allowed by the type-1 behavior at the beginning of the transfer time, Tol end_iso is the tolerance allowed when S iso is opened by the control circuit, t iso is the time needed for opening this switch, R iso is the resistance of S iso , R nc is the resistance of the non-critical loads and R load is the resistance of the critical load. Considering that t iso is no longer than some hundreds of milliseconds, Tol end_iso can be fixed in 0.7 (Fig. 1a) . Also, the value of Tol begin_iso is 0.9 if the principle of operation explained before is taken into account. Finally, the worst case situation implies a short-circuit failure, which means that R nc is zero as the non-critical loads are in parallel with the grid failure. In this way, equation (1) can be rewritten as:
It should be taken into account that, the higher R iso is, the lower C f is needed. Nevertheless, the proposed system should not have a high influence in the UPS efficiency. As R iso is in series with the load during normal and battery mode of operation (see Fig. 2 ), it should be kept low in order not diminish one of the 'off-line' UPS advantages. Defining Q R as the quotient between the R iso and R load , it is possible to represent (see Fig. 4 ) the needed capacity depending on t iso for suitable values of Q R (between 0.01 and 0.05). As can be seen, due to the short duration of t iso it is possible to maintain the voltage inside type-1 behavior limits until S iso is opened by the control circuit without excessively affecting the efficiency of the SAI. Besides, the needed capacity does not imply a big-size capacitor.
The other consequence of a small-size output capacitor is that the hysteretic controller implies a considerable ripple in the output voltage. This kind of control is typically used in dc-dc converters, in which electrolytic capacitor can be implemented in the output. As a consequence, in the analysis of the voltage ripple only the series inductor (ESL) and the series resistor (ESR) of the output capacitor are taken into account, disregarding the effect of its capacity [14] [15] [16] [17] . In the proposed system, the capacitor cannot be electrolytic and, hence, the effect of its small capacity needs to be analyzed. In fact, the effects of its ESR and its ESL can be neglected.
For simplicity, the analysis of the voltage ripple will be presented for the positive period (i.e.: the grid failure takes place in the positive period and the transfer time is completely included in it). Nevertheless, it is perfectly suitable for the negative one as well. With this simplification, the circuit presented in Fig. 2 can be represented as shown in Fig. 5 . Besides, before beginning with the analysis, some points need to be highlighted:
• The circuit of when it is closed. The reason is that the C neg voltage makes the demagnetizing voltage of the inductor higher than the magnetizing voltage. It will be equal only during the zero crossing of the output voltage.
•
The circuit of Fig. 5 shows an under-damped response due to the values of output inductor and capacitor necessary for the proposed system and different from a typical design (see appendix A). Considering the last two points, the output voltage during a whole positive period is shown in Fig. 6 . In this figure, two different behaviors can be seen depending on the value of C pos voltage:
• When the C pos voltage is higher than the output voltage that needs to be achieved, S pos will be opened and closed by the hysteretic controller.
• When the C pos voltage is lower than the desired output voltage, S pos will remain continuously closed until the voltage reference can be reached again. For the first case, the equation that defines the output voltage when S pos is closed is (see appendix A):
where L f is the inductance of the output filter inductor, R p is the R DSON of S pos plus the filter inductor resistance, t represents the time evolution referred to the beginning of each switching cycle and t a is the time since the last voltage zero-crossing (see Fig. 6 for more details about time references). Equation (3) determines the behavior of the output voltage since S pos is closed until it is opened again by the control circuit. This means that, for each switching cycle, it will be necessary to define the value of the constants k 1 (t a ), k 2 (t a ) and k 3 (t a ). The first two can be calculated analyzing the current and the voltage of the output capacitor at the beginning of the magnetizing process of the filter inductor. This leads to these two equations:
( )
where V upper (t a ) is the voltage of the upper limit, R si are used for sensing the load voltage (see Fig. 2 ) and t on is the opening delay of S pos .
On the other hand, k 3 (t a ) can be calculated as the steady state value of the output capacitor voltage for a certain switching cycle:
In other words, it would be nearly equal to the value of the output capacitor voltage if S pos remained closed even when the voltage reference [V upper (t a )] has been reached by the sensed load voltage. V Cpos (t a ) is the voltage of the bulk capacitor, which depends, not only on the instant analyzed (t a ), but also on the moment in which the transfer process began. Equation (3) can be used for determining the lower envelope of the output voltage during the transfer time. For that purpose, it is only necessary to calculate t min , which is dependent on t a and it is represented in Fig. 2 
where t min represents the instant in which the voltage ripple is minimum for each switching cycle. Substituting t min calculated in (10) for t in (3), it is possible to obtain the expression of the lower envelope (i.e.: the minimum value) of the load voltage during the transfer time for any value of t a . In section 5 the validation of these equations will be done by comparing their results with the experimental ones. This lower envelope allows determining if a certain design of the proposed system will satisfy the type-1 behavior of IEC62040-3 normative (which is its final objective). Besides, it will help in selecting and designing the components (specially the filter inductor) in order to obtain a suitable transfer-time suppressor system for a certain UPS (this will be explained in the next section). As it has been said, the energy supplied to the load during the transfer time is extracted from bulk capacitors (C pos and C neg ). Although this is possible due to the short duration of the transfer time, it means a noticeable decrement in the capacitor voltage (input voltage of the proposed system). When V Cpos is lower than the reference, the switch S pos will remain close and, after a transitory defined by equation (3), the output voltage will be equal to k 3 (t a ), whose value depends on the input capacitor voltage. Hence, the last two equations necessary for defining the output voltage are the equations that define the input capacitor voltage depending on whether it is higher or lower than the voltage reference: 
where equation (11) is valid as long as input capacitor voltage (V Cpos ) is higher than the reference voltage and equation (12) is valid when it is lower. The boundary is defined by the instant t lmt , which is also a variable necessary for equation (12) . By means of equations (3), (10) and (11) or by means of equations (3) and (12), it is possible to know the minimum output voltage (lower envelope) for a specific transfer time and for every possible beginning of it.
Finally, it is important to highlight that the part of the voltage ripple due to the opening of S pos (i.e. the part of the voltage ripple which is above the voltage reference) is smaller than the part of the voltage ripple due to the closure of the S pos (i.e.: which is below the voltage reference). Hence, if the type-1 behavior is not exceeded by the lower part of the ripple, it will not be exceeded by the upper part either.
IV. ELECTRICAL DESIGN
Once the equations that define the output voltage behavior are defined, it is possible to explain the rules about component design and selection.
Regarding the MOSFETs, S pos and S neg should withstand two times the peak value of the output voltage (i.e.: the voltage of the corresponding input capacitor plus the maximum output voltage). Besides, considering the random nature of grid failures and the short duration of the transfer time, it is not necessary to analyze I D (continuous drain current) as the MOSFET is not going to drive the nominal current during long periods of time. Instead, the current parameter that should be respected is I DM (pulsed drain current). Another important aspect is determining their R DSON , as it will have an important influence in the output voltage and in the IEC 62040-3 compliance [see R p in equation (5)]. For this R DSON determination, it should be considered that although the duration of the transfer time is quite short, the high value of the driven current compared with I D implies a considerably increase of the junction temperature. This means that the R DSON of the MOSFETs will be higher than the nominal value. Due to the short duration of the transfer time, the thermal steady state is not reached. Hence, it is not possible to use the R th_ja as usual. Also, the thermal-transitory-response curves cannot be used as the duty cycle applied to the MOSFETs is not constant. Hence, it is necessary to use complex thermal models [for instance, Foster or Cauer models (see Fig. 7 )] for making a deep analysis of the junction temperature during the transfer time in the worst possible situation [18] [19] [20] [21] . The temperature obtained in this analysis can be then used to determine the MOSFET R DSON , which affects R p in equation (5), by means of the 'T j -R DSON ' curve.
Another important result of this thermal analysis can be seen in Fig. 7b . Each resistor-capacitor pair represents a physical section of the MOSFET. The last pair (C th4 -R th4 ) represents the surface of the MOSFET die. As can be seen, during the transfer time its temperature is not affected by the current flow through the MOSFET. This means that using heat sinks in S pos and S neg would not improve the thermal response of the switches and would not reduce their R DSON during the transfer time. As heat sinks are not necessary for S pos and S neg , the cost and size are considerably reduced, which is something mandatory for the proposed system as it has been previously explained.
C pos (and C neg ) needs to be designed with an iterative process in which the worst situation (longest transfer time and highest critical load power) is analyzed for different beginnings of the transfer time considering the equations explained in the previous section. The resulting highest capacity value of the iterative process will be the one that should be implemented in the system. Typically, the worst case implies that the end of the transfer time is close to the instant in which the sinusoidal reference voltage reaches its peak value. Finally, it should be taken into account that equation (2) defines the output capacity needed and equations (3), (10), (11) and (12) allow the calculation of the minimum value of the filter inductor. It could be possible to increase the value of the inductor and/or the capacitor with the objective of reducing the output voltage ripple. Nevertheless, this would mean increasing the cost and size of the prototype. Besides, a high value of inductance implies a high number of turns in order to avoid saturation if a ferrite core is used (while maintaining a valid airgap). Therefore, in the design of the proposed system, the output inductor is going to be implemented by means of an air-core inductor. In this way, saturation of the core is no longer a problem and the number of turns can be the needed one in order to obtain the desired inductance. Nevertheless, the achievable values of inductance with an air core are considerable low. Hence, it should be selected the minimum inductor size that assures that the minimum needed value of inductance can be obtained (i.e.: the inductance value that assures IEC 62040-3 compliance, as described in previous section). Besides, the inductor size given a certain number of turns defines the wire diameter. If this diameter is too small, the series resistance of the inductor is increased. This limits the possible MOSFETs that can be implemented as S pos and S neg considering that R p has a maximum value that cannot be exceeded. This maximum value is given by the lower envelope of the output voltage and the type-1 behavior.
The thermal design of the inductor is similar to the MOSFETs one. The current through the inductor will increase its internal temperature (due to the copper losses). Nevertheless, this is something transitory and, hence, steadystate equations cannot be used. A transitory thermal model of the inductor is not as easy to obtain as the thermal model of MOSFETs. Hence, a simplification needs to be made. Due to the short duration of the transfer time, it is possible to suppose that no energy is dissipated to the ambient. This means that all the energy is used for increasing the copper temperature. Hence, the resulting equation is quite simple:
in which Q cu is the copper specific heat capacity, V cu is the volume of copper used in the inductor, ρ cu is its resistivity and E max is the maximum energy lost in the inductor due to conduction losses in the inductor. This last parameter can be easily calculated considering the series resistor of the inductor, the maximum current through it and the maximum duration of the transfer time. The worst situation for this calculation takes place when the middle point of the transfer time coincides with the moment in which the load current reaches its peak value.
V. EXPERIMENTAL RESULTS
A prototype has been built and tested (Fig. 8) . It is designed for a 750-W UPS with a 110-V output voltage. S pos and S neg are implemented with MOSFETs IRF840 whereas S iso is implemented with two MOSFETs FB11N50 and a small heat-sink (S iso has to be designed following the usual guidelines). The output filter is implemented with a 4.4-μF capacitor and a 55-μH air-core inductor (E30 size). C pos and C neg are 670-μF electrolytic capacitors.
The size of the output capacitor and the maximum R DSON of S iso MOSFETs have been calculated with equation (2) . The inductor value is the highest that can be obtained with an E30 core taking into account R p . If the number of turns is high, the maximum diameter of the wire will be low and the series resistance of the inductor will be high. Hence, the number of turns and the R DSON of S pos and S neg MOSFETs should be selected taking into account that R p has a maximum value given by IEC620403 compliance [see equation (3)]. Fig. 9a shows the results obtained when connecting the proposed system to the 110-Vef UPS. The output current (Fig. 9b) , which is the most critical parameter for the proposed system, is 5.5 A ef . As can be seen in Fig. 9c and Fig. 9d , the ripple is considerable due to the low capacity of the output capacitor, but it does not exceed the limits imposed by the behavior type 1 of the normative, which establishes a 30% tolerance for the initial 8 milliseconds of the transfer time. The equations developed in section 3 are valid considering that the estimation of the lower envelope is very accurate (red line in Fig. 9c and Fig. 9d ). Fig. 9e shows how the load voltage is supported by the output capacitor of the proposed system until S iso is opened and S pos is closed; hence, equation (2) is validated. Finally, Fig. 9f not only shows the C pos discharge effect mentioned at the end of section 3, but also that its iterative calculation (mentioned in section 4) is valid. Besides, as the ripple below the reference is greater then the ripple above (Fig. 9c) , the upper limit is used as reference for the hysteretic controller, instead of the lower limit, in order to be farther from exceeding the 30% tolerance of type-1 behavior (this is valid not only during the positive Fig. 8 . Photograph of the prototype.
period, but during the negative as well).
VI. CONCLUSIONS
Transfer time is the main disadvantage of line-interactive and passive standby UPSs. During this time, the grid disturbance that forces the UPS mode change is reaching and may be affecting the critical loads. As a consequence, these two UPS topologies are limited to low-power applications. In this paper, a system that eliminates the transfer time is presented. Due to the short duration and sporadic behavior of the transfer time, the typical design and selection criteria of components can be modify. In this way, it is possible to obtain a low-cost low-size system that can supply the critical loads during the transfer time. Hence, adding this system to line-interactive or passive standby UPS will not increase its size or cost and will not affect their efficiency either (the most important advantage of these topologies).
The design of this proposed system implies also a nontypical analysis of the hysteretic control, as a low output capacitor is implemented and, hence, the voltage ripple due to the capacity cannot be neglected. Furthermore, the ripple due to the ESR and ESL of the capacitor can be disregarded, which is something atypical in hysteretic control analysis. APPENDIX A The second order linear ordinary differential equation that needs to be solved in order to obtain equation (3) is:
where i Cf (t) is the current of the output capacitor and the rest of variables has been previously defined. The analysis of its discriminant (considering that R p <<R load ) allows knowing if the capacitor current has an over-damped or under-damped behavior. This discriminant, taking into account equation (2), is: 
where Q R is the ratio between the R DSON of the isolation switch MOSFETs and R load . As the influence of the proposed system on the SAI efficiency should be quite low, the value of Q R should not exceed 0.1, as it has been previously explained. Nevertheless, it should be taken into account that the lower the R DSON of S iso is, the higher the value of the output capacity will be [see equation (2)]. Hence, this should be considered when designing the system for a specific SAI. Fig. 10 is the solution to this last equation for different nominal powers and for two possible values of Q R . All the L f values above the curves imply over-damped behaviors of the capacitor current for a given nominal power, whereas values below the curves imply under-damped behaviors. As can be seen, the necessary inductance for over-damped behavior is quite high. In fact, as it was explained in section 4 and 5, the inductor has an air core. This means that the size of the inductor should be quite high in order to reach these values. Using ferrite cores will have a similar problem because it would be necessary to avoid saturation, which means a high 
